A memory model specifies a correctness requirement for a distributed shared memory protocol. Sequential consistency (SC) is the most widely researched model; previous work [1] has shown that, in general, the SC verification problem is undecidable. We identify two aspects of the formulation found in [1] that we consider to be highly unnatural; we call these non-prefix-closedness and prophetic inheritance. We conjecture that preclusion of such behavior yields a decidable version of SC, which we call decisive sequential consistency (DSC). We also introduce a structure called a view window (VW), which retains information about a protocol's history, and we define the notion of a VW-bound, which essentially bounds the size of the VWs needed to maintain DSC. We prove that the class of DSC protocols with VW-bound k is decidable; left conjectured is the hypothesis that all DSC protocols have such a bound, and further that the bound is computable from the protocol description. This hypothesis is true for all real protocols known to us; we verify its truth for the Lazy Caching protocol [2] .
INTRODUCTION
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Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. A distributed shared-memory protocol (or, simply protocol) is an algorithmic and architectural description of how multiple CPUs share a common memory space. A memory model defines a set of allowable behaviors for a protocol, and formally specifies how the memory system will appear to the programmer [3] . Hence the correctness of a protocol is always with respect to a specific memory model.
Much research has be conducted on the shared memory model sequential consistency (SC) since its inception [4] . A large portion of this research has pertained to the formal verification of this property. Verification techniques have been proposed that range on the automation axis from being manual hand-proof methodologies [5, 6] , to fully automatic procedures [7, 8] , and many points between [9, 10, 11] . Here we focus on fully automatic verification of SC, and reserve the term verification to refer to such.
The seminal definition of SC [4] was informal. The subsequent literature bore several non-equivalent formalizations. Most consider only finite behaviors, though recent work has examined the ramification of interpreting SC over infinite runs [12] . An important disagreement actually arises from how the notion of protocol is modeled. Some works take a protocol as any regular set over the alphabet of memory actions M , while others further require that the set be prefix-closed. We call these models not necessarily prefix-closed (NNPC) and prefix-closed (PC).
Alur et al. have shown that SC under the NNPC protocol model is undecidable [1] . This formulation admits a protocol behavior, which we entitle prophetic inheritance, in which a read event receives a data value from a write event that occurs in the former's temporal future. The proof of the undecidability theorem depends upon the allowance of prophetic inheritance.
We believe that the PC protocol model more tightly fits the realm of real protocols. Indeed, protocol designers typically describe the protocol as an automaton where all reachable states are implicitly accepting [13] . We also believe that a prudent formalization of SC should disallow prophetic inheritance, since a protocol that supports this oddity must either predict the future with 100% accuracy, or govern the value a processor may write. Both of these features fall well outside of what a protocol can and should do 1 .
The primary contributions of this paper are as follows. A new version of SC, called decisive sequential consistency (DSC), is defined. Informally, DSC requires that when a memory read event occurs, the protocol "knows" which write event the data value stemmed from, and the protocol never needs to "change its mind" in the future in order to maintain SC. It is shown that DSC is equivalent to past-time sequential consistency (PTSC), the latter being SC with the restriction that no read event inherits its data from a write that has yet to occur. All SC protocols with which we are familiar actually implement the slightly stronger DSC. We then define an object called a view window (VW). A VW is essentially a compressed representation of a memory trace. We define subclasses of DSC that are bounded in the size of the VWs needed to maintain DSC, and show that these classes are decidable. For illustration of the power of this approach, we show that Lazy Caching [2] is in such a class. It is our intuition that any DSC protocol must implicitly have a finite set of VWs associated with any state; these VWs describe what has been "remembered" by the protocol regarding its execution history, and are utilized to maintain DSC in the future. We formalize this intuition in a conjecture. If our conjecture holds, it follows that DSC itself is decidable.
DEFINITIONS
For a natural n, let AE n 1 n . Given an alphabet Σ, a sequence or string over Σ is a mapping τ : AE Σ for some , and we define τ . We sometimes refer to i ¾ AE as an index (of τ).
A sequence can be expressed by writing its symbols in order, i.e. τ´1µ τ´ τ µ. Hence the use of the terms left and right to refer to features of the sequence makes sense, we sometimes use the term last to mean rightmost. The prefix of τ of length i is denoted τ i . Given a sequence τ and a set A, the projection of τ onto A is the sequence τ A obtained by deleting all symbols not in A. For α ¾ Σ we say that a string τ ¼ ¾ Σ £ is obtained from τ by inserting α at position j if τ ¼ τ´1µ τ´jµατ´j · 1µ τ´ τ µ, where j may be any element of AE τ 0
The set of memory actions is the set M´P B V µ R W ¢ AE P ¢ AE B ¢ AE V . Intuitively, P, B, and V are respectively the number of processors, addresses, and data values under consideration. For the remainder of this article, we fix P, B, and V and abbreviate Given a memory trace τ, an index i, and address b, we define lw´τ i bµ to be the greatest index j i such that op´τ´jµµ ¾´W £ b £µ or to be 0 if no such j exists. Intuitively, lw´τ i bµ is the index of the last write to address b that is not greater than i. A memory trace σ is said to be serial if, for all indices i, we have op´iµ R implies both lw´σ i addr´σ´iµµµ 0 and val´σ´iµµ val´σ´lw´σ i addr´σ´iµµµµµ. In other words, in a serial trace each read action returns the value of the last write action to the same address 2 . As a notational convenience, we define val´σ´0µµ to be a distinguished constant , which signifies that no value has been assigned. Given trace τ and processor p, the index of the last action in´£ p £ £µ is extracted via l pa´τ pµ max´ i proc´τ´iµµ p 0 µ. Here, the acronym l pa stands for last processor action.
We typically use σ to represent a serial trace, while τ represents a trace that is not necessarily serial.
A reordering of a trace τ is a permutation π on AE τ , and we define the trace τ π to be τ´π 1´1 µµ τ´π 1´ τ µµ. We allow applying a reordering π to a prefix of length k τ by defining the permutation π ¼ : AE k AE k such that π ¼´i µ π ¼´j µ¸π´iµ π´jµ for all i j ¾ AE k , and then defining the reordered prefix τ k π to be equal
. Associated with a trace is a partial order which places actions of the same processor in the order they occur in the trace; the resulting relation is called the processor order. Formally, given a trace τ we define the partial order po τ on the indices such that i po τ j iff´proc´iµ proc´jµµ ´i jµ. A serial reordering of τ is a reordering π such that τ π is serial, and further π respects 
DECISIVE SEQUENTIAL CONSIS-TENCY
In this section, we define two SC variants, DSC and PTSC, and we prove their equivalence. A protocol is DSC if all of its traces are DSC and we denote the set of all such protocols by DSC. On an intuitive level, a DSC protocol is a SC protocol that never needs to "change its mind" regarding which write wrote-to a given read. A trace being DSC implies that all prefixes of the trace are SC (moreover they are all DSC). However, having all prefixes SC is insufficient for DSC, as this example trace ρ demonstrates. To aid comprehension, we attach a number underneath each memory action giving its position in ρ. We now present a seemingly different SC variant, PTSC, and prove that it is equivalent to DSC. Our motivation for presenting DSC in the guise of PTSC is to provide greater intuition regarding what type of behaviors these models allow and disallow.
Definition 1 (Decisive SC)

Definition 2 (past-time SC)
A trace τ is said to be past-time sequentially consistent (PTSC) if there exists a serial reordering π of τ such that i π τ j implies i j. In this case we say that π is a PTSC-reordering of τ.
Theorem 1 π is a DSC-reordering of τ iff π is a PTSC-reordering of τ.
Proof: (µ) Suppose there exist i and j such that i π τ j and i j. Consider the prefix τ i 1 . Clearly i π τ i 1 j, since i isn't an index of τ i 1 . (´) Now assume π is a PTSC-reordering of τ. We prove by (decreasing) induction on that properties 1 and 2 from definition 1 hold w.r.t τ . For τ we have τ τ, hence the properties hold trivially. Now assume that the properties hold in τ . If τ´ µ is a write, then there does not exist i such that π τ i, thus τ 1 π satisfies both properties. Now if τ´ µ is a read, then τ 1 π is trivially serial, since removing a read from a serial trace will always yield a serial trace; property 2 is also satisfied given the inductive hypothesis.
VIEW WINDOWS
Ideally, we would like to construct a protocol whose trace set is exactly the set of all DSC memory traces, which would allow automatic verification of protocols. In section 5, we partly realize this goal. In this section, we introduce concepts and notation needed to describe the protocol of section 5.
As motivation, we first describe informally an infinite-state protocol, G ∞ , whose trace set is the set of all DSC memory traces, and then consider how the state space of G ∞ could be made finite. The states of G ∞ are simply the serial memory traces, with the initial state being the empty trace, which we refer to as σ 0 . The set of transitions δ´G ∞ µ contains all triples´σ α σ ¼ µ where α is a memory action, and σ ¼ is a serial trace obtained by inserting α at some position j in σ, where j l pa´σ proc´αµµ. Suppose we write σ 0 τ σ if´σ 0 τ σµ ¾ δ £´G ∞ µ. Then, it can be shown by induction on τ that Claim 1 For all traces τ, σ 0 τ σ if and only if τ is DSC and σ τ π for some DSC reordering π of σ.
Thus, the trace set of the protocol G ∞ is exactly the set of DSC traces.
Intuitively, to obtain a (restricted) finite state version of G ∞ , it is necessary to avoid storing all of a serial trace σ in the state. The view window presented in section 4.1 is a condensed version of a serial trace, developed for this purpose. View windows generalize the concept of window found in [10] . We also need operations to update view windows in a manner consistent with the trace produced by the protocol. The needed operations and assertions of their correctness are presented in section 4.2.
View Window Defined
A view window is an abstraction of a serial trace σ that can be used to determine, for a few positions j and any memory action α, A pair of tags. One tag indicates whether or not the predicate IR´σ j bµ holds; that is, position j is between a write to address b in σ and a read that inherits from the write. This tag can be used to determine whether the protocol is free to insert a write operation to address b at position j. The tag has value F (free to write) or O (reads only). The other tag is needed to help update the F O tag. It has value L (last) or N (not last).
In addition to views, the view window contains additional information, called the ÐÔ function, which is useful in determining whether insertion of α respects processor order.
We now formally define view windows. An example of a serial trace σ and a corresponding view window is given in parts (a), (b) of 
Operations on View Windows
Recall that in the infinite-state protocol G ∞ , upon each transition, the state (a serial trace) is updated by insertion of a memory action. In a protocol that abstracts states as view windows, we need operations (state transitions) that update view windows upon insertion of a memory action. We define five such operations, or functions that take VWs to VWs. The delete function removes a view from a view window (in order to keep the view small). The insert function inserts a view into a view window (corresponding to the insertion of a memory action α into the serial trace that the view window abstracts). The hop function makes it possible to advance ÐÔ´pµ for any processor p (in order that an operation of processor p is inserted after the appropriate view). Finally, the un f ree and bind operations update the view tags appropriately. Example applications of these functions are given in Table 1 We define the partial order vw on VWs such that x vw y iff y can be obtained from x by 0 or more delete and hop operations.
Just as in our protocol G ∞ , where the protocol "evolves" on memory actions from serial trace to serial trace, we can also define what it means to evolve on a memory action from view window to view window. This completes our description of operations on view windows and the associated α-evolves relation. Before proving properties of this relation in the rest of this section, we provide some informal intuition. First we note that we can generalize the notion of α-evolves to sequences τ of memory operations, where w τ w ¼ Claim 2 is analogous to Claim 1 for serial traces given at the start of section 4, except the former pertains to view windows. Roughly, Claim 2 can be proved by induction on τ , using Theorem 2 which is given at the end of this section. The next three lemmas build up to the proof of Theorem 2. We don't actually prove Claim 2, but rather prove a variant in section 5, in which the sizes of view windows are bounded.
Definition 4 Given VWs w
(a)
(e) 
Lemma 2 Suppose w Ú ÐÔµ ¾ VW´σ Ô×µ and w is directly α-
enabled. Then the string σ ¼ obtained by inserting α at position
Ô×´ÐÔ´proc´αµµµ in σ is serial.
Proof:
Since σ is serial, we must argue that the insertion of α ´o p b vµ maintains seriality. We case-split on op´αµ. Suppose α is a read. From def. 4 We must show that π ¼ is a DSC-serial reordering of τ ¼ . π ¼ adheres to the processor order of τ ¼ , since π adheres to the processor order of τ, and by the def. 3 we have Ô×´ÐÔ´pµµ l pa´τ π pµ. Thus our
Finally, from Lemma 3 we have that w 2 is a VW of τ ¼ π ¼
, and hence by Lemma 1 we have w ¼ is a VW of τ ¼ π ¼ .
VW-BOUNDEDNESS
In this section we define the concept of the VW-bound of a DSC sequence, and show that the set of DSC protocols with a given bound k is decidable for any k. Proof: Follows from a simple induction using theorem 2 and the fact that w 0 is a VW of the empty trace. 
Definition 6 (DSC
Theorem 4 For any k 1, DSC k is decidable.
Proof: Given a protocol P , we can decide whether P in DSC k by simple trace containment against the protocol G k given in Lemma 4.
DISCUSSION
All sequentially consistent protocols we have found in the literature are DSC with VW-bound. Furthermore, the bound is always very small. For instance, any protocol with all traces being serial is in DSC 1 . The following theorem states that Lazy Caching is also VW-bounded.
Theorem 5 Lazy Caching [2] is in DSC j·P ·1 , where j and are the respective capacities of the In and Out queues, and P is the number of processors.
Proof Sketch: Here we employ some notation of [2] . The abstracted´R i a dµ and´W i a dµ events are identified with the Lazy Caching events ReadReturn i´d aµ and WriteReturn i´d aµ, respectively.
For any state of Lazy Caching, we associate a finite set of possible VWs w, where w Ú ÐÔµ is as follows. For convenience, we shift the index set of the sequence Ú (and hence the range of the function ÐÔ) leftwards by j · 1, i.e. Ú Ú´ jµ Ú´0µ Ú´P µ. The val components of Ú´0µ always represents the contents of Mem. When ÐÔ´iµ 0, this corresponds to In i ÐÔ´iµ and Out i 0. The P possible views to the right of Ú´0µ are to accommodate the views corresponding to the P potential Out queue entries that may be buffered in the system at any given time.
Prior to performing an event´W i a vµ, the operation hop´w i hµ must be performed for some 4 h 0. The actual value of h is nondeterministic; the relative ordering of the views to the right of Ú´0µ reflect a "prediction" made regarding the order that the associated W events are seen by Mem via MemoryRead actions.
Other Lazy Caching actions result in the following updates to w. ReadRequest, WriteRequest, and CacheInvalidate produce no change. MemoryWrite causes no effective change, though under our shifted view naming convention, all names would be decremented.
MemoryRead inserts a new view with the same val components as Ú´0µ immediately following Ú´0µ. CacheUpdate i simply increments ÐÔ´iµ. To see that j · P · 1 is an upper bound on w , we note that the leftmost view in Ú can always be deleted (without impeding any possible future events) whenever we have ÐÔ´iµ j for all processors i.
Thus we have a procedure to verify Lazy Caching. It is important to note, however, that bounded VWs can be employed to produce traces that Lazy Caching cannot generate. For instance, even G 2 has traces that are not traces of Lazy Caching. Table 2 provides an example of a trace that is DSC with VW-bound 2, but is not a trace of Lazy Caching.
We note, however, that the work of this paper lies primarily in the domain of theoretical interest. As the following complexity analysis reveals, the procedure suggested by the proof of Theorem 4 is worst case exponential in the size of the description of P and doubly exponential in k. We first obtain an upper bound on the size of the state space of G k . There are´4V µ B possible views, hence at most´4V µ Bk possible view sequences in G k . Each may have at most k P logical pointer functions, thus S´G k µ k P´4 V µ Bk 2 O´kµ . Now, to perform the check traces´P µ traces´G k µ, we must determinize G k in order to complement it, producing deterministic G ¼ k , which can be exponentially larger. Therefore
Letting n S´P µ , the usual complement-and-intersect solution to language containment may thusly yield an automaton with n2 2 O´kµ states to explore. Note that n itself might be exponential in the length of the description of P ; also this analysis treats P, B, and V as constants.
The objective of proving decidability of DSC has not quite been achieved. This result would of course follow from:
Conjecture 1 Any protocol P ¾ DSC has VW-bound k for some k, and further k is computable given a description of P .
Here "computable" is probably far too general of a term; it is likely that k is always bounded by S´P µ and in practise this bound is very loose. Note that since any finite set of finite sets of VWs must contain a largest VW, Conjecture 2 implies Conjecture 1. (In fact, the two statements are equivalent).
Our discussion is concluded by highlighting some alternate uses of VWs. First, since VWs are generalizations of the windows found in [10] , they could be employed in a similar fashion. This is a semi-automatic protocol verification technique in which the designer essentially augments the protocol description to periodically output a window, which summarizes the current reordering of the trace history. Verification proceeds though an automaton called the Checker, which observes the protocol and determines if consecutive windows are consistent; this notion of consistency is similar to our notion of VW evolution. Second, VWs can be incorporated as a mathematical tool in hand proofs. One can prove that a protocol is DSC by defining a VW labeling function for the protocol. Third, having the VW labeling function formally defined during protocol design will not only yield protocols that are "correct by construction", but may illuminate subtle optimizations that preserve DSC while increasing protocol efficiency.
Finally, we note that (hand) proof of Lazy Caching's sequential consistency has received considerable interest from the formal methods community. Indeed, a special issue of Distributed Computing [6] is devoted to this problem and contains six papers, each giving a distinctive proof. A detailed proof of our theorem 5 (which implies the sequential consistency of Lazy Caching) would probably span at most two pages if the VW definitions and theory are assumed. A two page proof is arguably more succinct than any of the six in the Distributed Computing issue [6].
RELATED WORK
The protocol of G k of Lemma 4 is an example of a maximally general model. Park and Dill have implemented maximally general models for the SPARC architecture memory models (TSO/PSO/RMO) using murϕ [16, 17] . The goal of this research is to construct an executable specification which can be used to verify that given parallel code is correct under a memory model, as opposed to verification that a shared memory protocol implements a model.
Only two algorithmic schemes for automatic SC verification have emerged in the literature [7, 8] . 5 More accurately, these 5 It was originally asserted that the Test Model Checking apverify proper subclasses of SC. Here we contrast the decided classes with DSC, and focus on the characterization of these classes rather than delve into the actual verification procedures.
Qadeer's Approach
Qadeer's work [8] verifies protocols of a class specified by several assumptions, and the theory is developed under the NNPC protocol model. The approach inherently supports simultaneous verification of an infinite family of protocols P 1 P 2 where the number of data values (i.e. our parameter V ) of P i is i. Hence the problem solved by Qadeer is fundamentally different than ours. To make a fair comparison, then, we fix V and consider the class of protocols Q consisting of all P such that P is a protocol with V values in a family that the technique can verify.
Some of the involved assumptions are mandatory prerequisites for his technique (i.e. they are characteristics of Q), while others support symmetry reductions that deflate the complexity of the algorithm. Here we consider only the former, which are as follows:
Data independence constrains how the P i s relate to each other, hence this assumption has no relevance to Q, in which V is fixed.
Causality is an assumption that is primarily related to the use of initial functions 6 . Under our definitions (which preclude the use of initial functions) causality is an implication of SC. Thus, the causality assumption is not a significant difference between the DSC and Q protocol classes.
Simple witness is equivalent to the property that each trace τ has a serial reordering π that preserves the order of writes to the same address. Formally, for all indexes i and j such that op´τ´iµµ op´τ´jµµ W and addr´τ´iµµ addr´τ´jµµ, we have i j¸π´iµ π´jµ. Many SC protocols have the simple witness, however Lazy Caching is an example of one that does not.
Since Q contains NNPC protocols, Q has members that are not in DSC k for any k, since DSC k assumes the PC model. However Lazy Caching is a protocol that resides in DSC k for a finite k, but is not in Q (since it lacks the simple witness). If we accept that all real SC protocols are prefix-closed and DSC, then Conjecture 1 implies that all real protocols in Q are in DSC k for some k.
Condon and Hu's Approach
Condon and Hu's approach [7] , which pertains only to PC protocols, requires that a protocol has the attributes of tracking labels and a store order generator (SOG).
Tracking labels are motivated by a property that most real protocols have: the protocol involves a set of L storage locations (where each location might be a cache or memory line, a queue or buffer entry, a field in a network packet, etc.), and protocol transitions involve copying data directly between these locations. Tracking label's allow on-the-fly inference of the inheritance relation.
proach [18] could automatically verify SC. Subsequent research showed that it actually verifies a weaker class than SC [19] . As such, the approach is a valuable debugging aid, but does not provide verification of SC. 6 An initial function init maps a trace τ and an address b to a data value init´τ bµ. Then the notion of a serial trace is defined so that a trace σ may have index i such that lw´σ i addr´σ´iµµµ 0 and op´σ´iµµ R, as long as val´σ´iµµ init´σ addr´σ´iµµµ.
SOG is a finite state machine which must have no more states than the protocol itself. The machine takes as input a run r of the protocol, and outputs a description of the digraph defined by the store order. Given a serial-reordering π of the trace τ trace´rµ, the store order is the partial order st defined by i st j iff op´τ´iµµ op´τ´jµµ W , addr´τ´iµµ addr´τ´jµµ, and π´iµ π´jµ. A SOG can only exist if the protocols transitions involving actions of A´P µ ÒM are labeled in a manner that provides enough information to deduce the store order. Implicit in Condon and Hu's work is the fact that since the SOG state space is bounded in size, a procedure could theoretically enumerate all possible SOGs for a protocol, hence providing full automation. In practise, the SOG would be either elementary (for protocols with Qadeer's simple witness) or user-supplied.
Given any nontrivial protocol P with tracking labels and a SOG, we can derive a protocol P ¼ such that traces´P µ traces´P ¼ µ and P ¼ has neither tracking labels nor a SOG. Tracking labels can be foiled by introduction of an encoding mechanism when moving data between locations. For example, a protocol modeled at a level that includes use of error correction encoding of data would not have tracking labels. Although one could in principle identify a tracking label scheme for such a protocol, it would be difficult or perhaps impossible to concoct an algorithm that performs this identification automatically. The SOG could be disabled by renaming all actions of A´P µ ÒM with a new silent action. This modification would typically "hide" the run information needed by the SOG to construct the store order.
As an example, we again call upon Lazy Caching [2] . Lazy Caching has both tracking labels and a SOG. The SOG observes instances of the MemoryWrite action to determine the store order.
We define Lazy Caching ¼ to be obtained from Lazy Caching via the modifications suggested above. Lazy Caching ¼ could perform data encoding by, say, performing a bijective mapping on values when appending to the Out queues, and applying the inverse mapping upon MemoryWrite (which has actually been renamed). Clearly traces´Lazy Cachingµ traces´Lazy Caching ¼ µ, yet Lazy Caching ¼ can be verified via Theorems 4 and 5, but not by Condon and Hu's method.
In summary, we find that our class DSC contains: all protocols in Qadeer's class Q that do not demonstrate "prophetic inheritance" and are prefix closed, and all protocols in the class of Condon and Hu, and natural protocols that are not in either class.
Whether the same statement can be made with respect to our class Ë k DSC k is an open problem and is of course implied by conjecture 1.
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